

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/604,414	07/18/2003	Darren Lane Anand	BUR920020093US1	BUR920020093US1 1413	
28722 75	28722 7590 03/21/2005		EXAMINER		
BRACEWELL & PATTERSON, L.L.P.			BARAN, MARY C		
P.O. BOX 969 AUSTIN, TX 78767-0969			ART UNIT	PAPER NUMBER	
			2857		
			DATE MAILED: 03/21/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Applicatio	n No.	Applicant(s)			
		10/604,41	4	ANAND ET AL.			
		Examiner		Art Unit			
		Mary Kate		2857			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE I - Exter after - If the - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION asions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perion reto reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	1.136(a). In no ever eply within the statu d will apply and will ute, cause the appli	nt, however, may a reply be time fory minimum of thirty (30) days expire SIX (6) MONTHS from cation to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
Status							
1)	1) Responsive to communication(s) filed on 18 July 2003.						
	is action is FINAL . 2b) This action is non-final.						
3)	, 						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
•	Claim(s) <u>1-12</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	Claim(s) is/are allowed. Claim(s) <u>1-12</u> is/are rejected.						
	Claim(s) <u>//2</u> is/are rejected. Claim(s) is/are objected to.						
-	☐ Claim(s) is/are objected to. ☐ Claim(s) are subject to restriction and/or election requirement.						
Applicati	on Papers						
9) 🖂	The specification is objected to by the Examir	ner.					
•	10)⊠ The drawing(s) filed on <u>18 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
,	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachmen	t(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)							
	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0	.81	Paper No(s)/Mail Da 5) Notice of Informal P	ate atent Application (PTO-152)			
	r No(s)/Mail Date 18 July 2003.	~,	6) Other:	, , ,			

Application/Control Number: 10/604,414 Page 2

Art Unit: 2857

DETAILED ACTION

Specification

1. The abstract of the disclosure is objected to because it exceeds 150 words. Correction is required. See MPEP § 608.01(b).

- 2. The disclosure is objected to because of the following informalities:
 - (a) On page 3 [0007] line 8, "200 us" should be $-200 \mu s$ -.
 - (b) On page 9 [0016] line 10, "also used" should be also be used –.
 - (c) On page 9 [0016] line 10, "testing of the" should be testing the –.
 - (d) On page 14 [0029] line 13, the application serial number is missing.
 - (e) On page 15 [0029] line 1, the date is missing.
 - (f) On page 18 [0037] line 5, "in" should be and –.
 - (g) On page 19 [0037] line 3, "assume" should be assumed -.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Art Unit: 2857

Claims 1-12 are rejected under 35 U.S.C. 102(a) as being anticipated by Cowan et al. ("On-chip Repair and an ATE Independent Fusing Methodology") (hereinafter Cowan).

Referring to claim 1, Cowan teaches a circuit for programming and testing electrical fuse circuits in a device (see Cowan, page 178, "Introduction" column 2 paragraph 1 lines 1-14), said circuit comprising: an efuse circuit that includes a fuse, a blow device, and a control input for said blow device (see Cowan, page 179 Figure 1); a first circuit capable of determining when to blow said fuse (see Cowan, page 179 "The e-fuse" column 1 paragraph 2 lines 2-9); and a second circuit capable of triggering a bypass of a pre-blow process within said efuse circuit when said fuse is not to be blown, wherein a shifted 1 propagating through a plurality of efuse circuits within said device is passed to a next downstream efuse circuit without delay attributable to said pre-blow process (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 2-9).

Referring to claim 2, Cowan teaches that said first circuit comprises: a first latch component having multiple inputs and which provides a true output (see Cowan, page 179 Figure 1 "Fuse Latch"); a second latch component having multiple inputs and which provides both a second true output and a complement output (see Cowan, page 179 Figure 1 "Program Latch"); wherein said second latch component is programmed with a blow value for said fuse such that the blow value dictates when a fuse is to be blown (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 2-9); and a program signal that together with said true output and said second true output provides the

Art Unit: 2857

control input to said blow device (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 9-13).

Referring to claim 3, Cowan teaches that said program signal is an EFUSEPROGRAM (EFP) signal (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 9-13).

Referring to claim 4, Cowan teaches that said second circuit comprises an AND gate having a first input coupled to said complement output of said second latch, a second input coupled to said program signal, and a result output; a multiplexer (MUX) having a first MUX input coupled to the true output of said first latch component, a second MUX input coupled to a selected output of a previous MUX of a third efuse circuit sequentially before said efuse circuit, a select input coupled to said result output of said AND gate, and a select output (see Cowan, page 179 Figure 1).

Referring to claim 5, Cowan teaches that said first MUX input is selected when said result output is low (0) (see Cowan, page 179 "The e-fuse" column 2 paragraph 1 lines 1-4); said second MUX input is selected when said result output is high (1) (see Cowan, page 179 "The e-fuse" column 2 paragraph 1 lines 4-6); and said blow device is triggered to blow said fuse when said first MUX input is selected and both said true output and said second true output are high (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 13-16).

Art Unit: 2857

Referring to claim 6, Cowan teaches a device that includes multiple, serially connected, electrical fuse circuits, a system for programming and testing efuse circuits (see Cowan, page 180 Figure 2), said system comprising: an AND gate having two inputs and a result output (see Cowan, page 179 Figure 1); a multiplexer (MUX) having a first input, a second input, a select input, and a MUX output, wherein select input is coupled to said result output of said AND gate (see Cowan, page 179 Figure 1 "'Lookahead' mux"); wherein, said efuse circuit includes a fuse coupled to a switch that is controlled by signals from a fuse latch, a pattern latch, and a program signal source (see Cowan, page 179 Figure 1), said patter latch being programmed with a fuse blow status indicating whether of not said fuse is to be blown during device testing (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 2-9); and an enabling circuit capable of enabling a bypass of a pre-blow process within said efuse circuit when said fuse blow status indicates that said fuse is not to be blown, such that a time delay associated with said fuse-blow process is substantially eliminated as a testing operation proceeds to each efuse circuit within said device (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 2-9).

Referring to claim 7, Cowan teaches that said enabling circuit includes connecting components and signals of said efuse circuit to said MUX and said AND gate, wherein said MUC and said AND gate provide a bypass function that determines when a shifter "1" that is being serially propagated to each of said efuse circuits should

Art Unit: 2857

be forwarded to said fuse latch for initiating a blow of said fuse, wherein when a fuse blow status within said pattern latch indicates that said fuse is not to be blown, said MUX forwards said shifted 1 to a next efuse circuit without waiting on a completion of said pre-blow process (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 1-16).

Referring to claim 8, Cowan teaches that a first input of said AND gate is coupled to a complement of a signal from said pattern latch indicating the fuse blow status (see Cowan, page 179 Figure 1); a second input of said AND logic is coupled to said program signal source (see Cowan, page 179 Figure 1); said first input of said MUX is coupled to said fuse latch; and said second input of said MUX is coupled to a MUX output of a previous MUX (see Cowan, page 179 Figure 1 "Look-ahead' mux").

Referring to claim 9, Cowan teaches that further said MUX output of said MUX is connected to a second input of a next MUX of a next efuse circuit (see Cowan, page 179 Figure 1 "'Look-ahead' mux").

Referring to claim 10, Cowan teaches that said second input of said MUX is coupled to a fuse in signal when said MUX is a first MUX in said serially connected efuse circuits (see Cowan, page 179 Figure 1 "Fuse Data/Fuse Sequence Control").

Referring to claim 11, Cowan teaches that said efuse circuit is a first efuse circuit that is serially connected to a second efuse circuit, whose fuse blow status indicates its fuse should not be blown, and a third efuse circuit whose fuse blow status indicates its fuse should be blown (see Cowan, page 180 Figure 2 "Fuse PSR"), said circuit comprising: a routing circuit capable of routing said shifted 1 through said fuse latch of said first efuse circuit, subsequently bypassing a fuse latch of said second efuse circuit, and then routing said shifted 1 through a fuse latch of said third efuse circuit, wherein only said first efuse circuit and said third efuse circuit utilizes processing time for routing said shifted 1 through respective fuse latches before forwarding said shifted 1 to a next efuse circuit (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 1-16).

Referring to claim 12, Cowan teaches a device that includes multiple, serially connected efuse circuits (see Cowan, page 180 Figure 2), each having a fuse, a fuse switch, a fuse latch, a pattern latch, a fuse program signal, AND logic and a bypass multiplexer (MUX) (see Cowan, page 179 Figure 1), a method for reducing programming and test time for said device comprising: storing a fuse blow status within said pattern latch (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 1-4); ANDing a complement of said fuse blow status with said fuse program signal (see Cowan, page 179 Figure 1 "Program Latch"); selecting one of two inputs of said MUX based on a result of said ANDing step, said inputs including a first input coupled to a true output of said fuse latch and a second input coupled to a MUX output of a previous efuse circuit (see Cowan, page 179 Figure 1 "Look-ahead' mux"); forwarding a shifted 1

propagating through said device to a next efuse circuit without waiting for a pre-blow processing time to elapse when said second input is selected, wherein a time delay for propagating said shifted 1 through said efuse circuit is substantially eliminated (see Cowan, page 179 "The e-fuse" column 2 paragraph 2 lines 2-9).

Page 8

Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - (a) Ouellette et al. teach shared fuse macro for multiple embedded memory with redundancy.
 - (b) Pitts teaches a read/write protected electrical fuse.
 - (c) Engel et al. teach JTAG-based software to perform cumulative array repair.
 - (d) Pitts et al. teach memory circuit redundancy control.
 - (e) DiRonza et al. teach a circuit device having a fuse.
 - (f) Shimano et al. teach semiconductor memory device performing redundancy repair based on operation test and semiconductor integrated circuit device having the same.
 - (g) Yoneya et al. teach a semiconductor integrated circuit device and method of manufacturing thereof.
 - (h) Nelson et al. teach a method and system for merging multiple fuse decompression serial bitstreams to support auxiliary fuseblow capability.
 - (i) Collura et al. teach a fuse blowing interface for a memory chip.

Art Unit: 2857

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Mary Kate B. Baran whose telephone number is (571)

272-2211. The examiner can normally be reached on Monday - Friday from 9:00 am to

6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Marc S. Hoff can be reached on (571) 272-2216. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

7 March 2005

SUPERVISORY PATENT EXAMINED TECHNOLOGY CONTER 2800 Page 9